

Testing fine-grained parallelism for the ADMM on a factor-graph

Ning Hao AmirReza Oghbaee Mohammad Rostami Nate Derbinsky José Bento
 ning.hao@oracle.com oghbaee@ece.neu.edu mrostami@seas.upenn.edu derbinskyn@wit.edu jose.bento@bc.edu

Abstract—There is an ongoing effort to develop tools that apply distributed computational resources to tackle large problems or reduce the time to solve them. In this context, the Alternating Direction Method of Multipliers (ADMM) arises as a method that can exploit distributed resources like the dual ascent method and has the robustness and improved convergence of the augmented Lagrangian method. Traditional approaches to accelerate the ADMM using multiple cores are problem-specific and often require multi-core programming. By contrast, we propose a problem-independent scheme of accelerating the ADMM that does not require the user to write any parallel code. We show that this scheme, an interpretation of the ADMM as a message-passing algorithm on a factor-graph, can automatically exploit fine-grained parallelism both in GPUs and shared-memory multi-core computers and achieves significant speedup in such diverse application domains as combinatorial optimization, machine learning, and optimal control. Specifically, we obtain 10-18x speedup using a GPU, and 5-9x using multiple CPU cores, over a serial, optimized C-version of the ADMM, which is similar to the typical speedup reported for existing GPU-accelerated libraries, including cuFFT (19x), cuBLAS (17x), and cuRAND (8x).

Keywords—ADMM; Distributed Optimization; Message-passing algorithm; GPU computing; Shared-memory multi-core computing

I. INTRODUCTION

The Alternating Direction Method of Multipliers (ADMM) is a popular iterative algorithm to solve non-smooth optimization problems in a distributed way. The algorithm is often presented as solving problems of the form

$$\begin{aligned} & \text{minimize } f(w_1) + g(w_2) \\ & \text{subject to } Aw_1 + Bw_2 = c \end{aligned} \quad (1)$$

using the following iterations on auxiliary variables x, z, u :

Algorithm 1 ADMM

```

1: while !stopping criteria do
2:    $x \leftarrow \arg \min_s f(s) + \frac{\rho}{2} \|As + Bz - c + u\|^2$ 
3:    $z \leftarrow \arg \min_r g(r) + \frac{\rho}{2} \|Ax + Br - c + u\|^2$ 
4:    $u \leftarrow u + Ax + Bz - c$ 
5: end while

```

After convergence, the optimal solution (w_1^*, w_2^*) can be read from (x, z) . Convergence is guaranteed under convexity and some mild technical assumptions [1] although it has been used with surprising success for non-convex applications

ranging from computer graphics to power systems [2]–[4]. The free parameter $\rho > 0$ can be used to control convergence.

One opportunity to exploit distributed computational resources with the ADMM arises when the functions f and/or g and the matrices A and/or B make the subproblems in lines 2–3 of Algorithm 1 decomposable into smaller independent problems. As a simple example, consider $f(w_1) = f_1(w_{11}) + f_2(w_{12}) + f_3(w_{13})$ and let A be the identity matrix. Line 2 then decomposes into three independent updates for w_{11} , w_{12} , and w_{13} involving the functions f_1 , f_2 , and f_3 , respectively. The authors in [1] use this idea to decompose a Lasso problem involving 30GB of data and 8000 features into 80 sub-problems, each solved by a separate computer.

Another opportunity to exploit distributed resources arises when lines 2–4 involve operations that can be accelerated using a GPU and/or multiple CPU-cores. A good example of this is [5], where a GPU and the JACKET toolbox for MATLAB are applied to accelerate matrix multiplications in an ADMM-based solution to the sparse coding problem. Unlike the first scenario, this approach is not specific to the ADMM (e.g. GPUs are commonly used to speed linear-algebra computations when fitting neural nets to data using stochastic gradient descent).

In both scenarios, exploiting parallelism only becomes evident *after* a problem is specified, which explains why most GPU-accelerated implementations of the ADMM have been problem specific. Here we numerically study a *problem-independent* approach and we observe, across multiple tasks, that this generality does not preclude useful acceleration.

This result is most surprising in the context of typical GPU acceleration (e.g. linear algebra), in which GPU cores are assigned relatively simple and similar tasks. By contrast, our parallelization scheme schedules relatively complex and dissimilar tasks, and yet still performs quite well.

We also study the performance of our framework using multiple CPU cores, thus providing new data to answer the question raised by [6] of whether GPUs are really game-changing or whether we are better off simply exploiting the multi-core parallelism of modern CPUs.

Due to these positive findings, we have developed *parADMM*, an open-source, general-purpose optimization tool based on the ADMM that **allows users to automatically exploit GPU and multi-CPU parallelism**. To the best of our knowledge, there is no other GPU-accelerated,

general-purpose ADMM solver as versatile and automatic to use. At the time of writing, the only comparable tool is SNAPVX [7], which (a) is written in Python and hence much slower; (b) forces users to use CVXPY [8], adding additional delay; (c) is restricted to convex problems; (d) can only solve problems that decompose into a very particular form; and (e) can only exploit multiple CPU-cores and not GPU parallelism. *parADMM* does not share these limitations.

II. THE ADMM ON A FACTOR-GRAPH

Our starting point is a formulation of the ADMM for a factor-graph representation of the objective function that makes explicit many small operations that can be performed in parallel; hence *fine-grained* parallelism.

First we write the objective function as

$$f(w) = \sum_{a \in F} f_a(w_{\partial a}), \quad (2)$$

where $w = (w_1, \dots, w_p) \in \mathbb{R}^{p \times d}$ are variables, $\partial a \subseteq V \equiv [p] \equiv \{1, \dots, p\}$ is a subset of indices, and $w_{\partial a} = \{w_i : i \in \partial a\}$ is a subset of variables. Functions $\{f_a\}_{a \in F}$ take values in $\mathbb{R} \cup \{\pm\infty\}$ and do not need to be smooth. Thus (2) includes constrained optimization, and (1) and (2) are equally general.

This objective function can be written as a factor-graph $G = (F, V, E)$ where edge $(a, b) \in E$ represents a dependency of function $f_a \in F$ on the component $w_b \in V$. Figure 1-left shows this factor-graph representation of $f(w) = f_1(w_1, w_2, w_3) + f_2(w_1, w_4, w_5) + f_3(w_2, w_5) + f_4(w_5)$.

The message-passing ADMM is a scheme that updates five auxiliary variables x, m, z, u, n on the graph G . We can interpret these updates as a message-passing scheme [9]. For each $a \in F$ we define the neighbors of a as $\partial a = \{b \in V : (a, b) \in E\}$; these are the components of w that function f_a depends on. For each $b \in V$ we define the neighbors of b as $\partial b = \{a \in F : (a, b) \in E\}$; these are the functions that depend on component w_b . We denote the number of elements in ∂a and ∂b as $|\partial a|$ and $|\partial b|$, respectively.




Figure 1. Left - Factor-graph representation of an objective function; Right - Auxiliary variables in the message-passing ADMM.

Algorithm 2 ADMM on a factor-graph

```

1: while !stopping criteria do
2:   for  $a \in F$  do                                     ▷  $x$ -update
3:      $x_{(a, \partial a)} \leftarrow \mathbf{Prox}_{f_a, \rho_{(a, b)}}(n_{(a, b)})$ 
4:   end for
5:   for  $(a, b) \in E$  do                               ▷  $m$ -update
6:      $m_{(a, b)} \leftarrow x_{(a, b)} + u_{(a, b)}$ 
7:   end for
8:   for  $b \in V$  do                                     ▷  $z$ -update
9:      $z_b \leftarrow \sum_{a \in \partial b} \rho_{(a, b)} m_{(a, b)} / \sum_{a \in \partial b} \rho_{(a, b)}$ 
10:  end for
11:  for  $(a, b) \in E$  do                               ▷  $u$ -update
12:     $u_{(a, b)} \leftarrow u_{(a, b)} + \alpha_{(a, b)}(x_{(a, b)} - z_b)$ 
13:  end for
14:  for  $(a, b) \in E$  do                               ▷  $n$ -update
15:     $n_{(a, b)} \leftarrow z_b - u_{(a, b)}$ 
16:  end for
17: end while

```

The relationship between the ADMM auxiliary variables x, m, u, n, z and the factor-graph is exemplified in Figure 1-right and is as follows. Each edge $(a, b) \in E$ is associated with four variables $x_{(a, b)}, m_{(a, b)}, u_{(a, b)}$, and $n_{(a, b)}$. Each variable node $b \in V$ is associated with one variable z_b and each function node $a \in F$ is associated with one function f_a . Each edge $(a, b) \in E$ is also associated with two parameters $\rho_{(a, b)}, \alpha_{(a, b)} > 0$, which in classical implementations are considered constant but for which there are also improved update schemes (e.g. [9] which *parADMM* can also implement). The free parameters ρ and α allow us to control the convergence rate of the algorithm.

The ADMM updates these variables sequentially and in a cyclic way as described in Algorithm 2. To shorten the notation, given a function h and a constant $\rho > 0$, we denote by $\mathbf{Prox}_{h, \rho}(r)$ the map from r to s defined by

$$\arg \min_s h(s) + \frac{\rho}{2} \|s - r\|^2. \quad (3)$$

This is termed the proximal operator (PO) of h . After a fixed number of iterations, or a desired accuracy is achieved, the solution w^* is read from the variables z .

The advantage of Algorithm 2 over Algorithm 1 is that Algorithm 2 utilizes five for-loops that can be parallelized independent of the target problem. We exploit this property by assigning calculation of each PO to a different GPU/CPU core, allowing users to exploit parallelism while only writing serial code to compute each PO.

III. PARADMM

We use *parADMM* to study our parallelization scheme on GPUs and CPUs, and so it is useful to detail how it works. We also invite the reader to use *parADMM* to solve other

problems (<https://github.com/parADMM/engine>). Later we evaluate this parallel scheme in three application domains.

Most of *parADMM* is written in C for speed. A portion is written in CUDA to exploit GPU parallelism and another portion makes uses of OpenMP to exploit multi CPU-core parallelism in shared-memory systems. The limits of the current version are the computer memory and the GPU memory; however, many real-life problems can easily fit in a single large-memory server or on a GPU. Right now we can solve problems with factor-graphs involving millions of nodes. The extension to multi-computer and multi-GPU is not fundamentally challenging, but is still in the pipeline.

Our tool supports any kind of factor-graph and PO. However, we observe the greatest acceleration when

- 1) the factor-graph is large (i.e. the user decomposes the problem into many sub-problems); and/or
- 2) if using a GPU, the sub-problems are relatively simple (i.e. the serial code for each PO is not too complex). Nonetheless, all POs we evaluate contain code that is substantially more complex than is typical in GPU-accelerated libraries, such as linear algebra routines.

We focus on solving problems with GPU first. In Figure 2 we illustrate how to use *parADMM* to solve the problem in Figure 1. The two main tasks to solve a problem are

- 1) specifying the topology of the factor-graph via the `addNode` function; and
- 2) providing **serial code** to compute each PO, i.e. solve problem (3), via function pointers, e.g. `proximal_operator_1`.

The variable `Cpu_graph` is a structured C variable stored in the CPU that encodes $G = (V, F, E)$, as well as all ADMM auxiliary variables: x, m, z, u, n . The function `addNode` extends `Cpu_graph` by one node. For example, the first call to `addNode` connects the PO `proximal_operator_1` to variable nodes 1, 2, 3, specified via `index_of_variables_1`, and also supplies any necessary parameters via `parameters_1`.

To run the ADMM on the GPU we need to copy `Cpu_graph` from the CPU to the GPU's global memory via the `CopyGraphFromCPUtoGPU` procedure, which automatically copies all parameters associated with the PO to the GPU global memory. With this functionality, the user **does not have to deal directly with GPU memory**, unless s/he so desires. The factor-graph in GPU global memory is then referenced by the GPU pointer `Gpu_graph`.

The main loop consists of calling five CUDA kernels to update each of the five different kinds of variables in parallel. The two parameters inside each `<<< . . . , . . . >>>` are the number of blocks, nb , and the number of threads per block, ntb . Since each graph variable is updated on a different core, the quantity $nb \times ntb$ must be just larger than $|F|$, $|E|$, $|V|$, $|E|$, and $|E|$ for the x -update, m -update, z -update, u -update, and n -update kernel calls, respectively.

```
graph Cpu_graph; // bipartite graph in the CPU
graph Cpu_Gpu_graph; // interface between CPU and GPU graph
graph* Gpu_graph; // bipartite graph in the GPU
cudaMalloc( (void **) &Gpu_graph , sizeof(graph) );

startG( &Cpu_graph, number_of_dims_per_edge ); // initialize empty CPU graph

// add nodes to the bipartite graph
int index_of_variables_1[] = {1,2,3}; int number_of_variables_1 = 3;
int index_of_variables_2[] = {1,4,5}; int number_of_variables_2 = 3;
int index_of_variables_3[] = {2,5}; int number_of_variables_3 = 2;
int index_of_variables_4[] = {5}; int number_of_variables_4 = 1;

addNode(&Cpu_graph, proximal_operator_1, (void *) parameters_1,
        size_parameters_1, number_of_variables_1, index_of_variables_1);
addNode(&Cpu_graph, proximal_operator_2, (void *) parameters_2,
        size_parameters_2, number_of_variables_2, index_of_variables_2);
addNode(&Cpu_graph, proximal_operator_3, (void *) parameters_3,
        size_parameters_3, number_of_variables_3, index_of_variables_3);
addNode(&Cpu_graph, proximal_operator_4, (void *) parameters_4,
        size_parameters_4, number_of_variables_4, index_of_variables_4);

// set the rhos and alpha values (all equal)
initialize_RHOS_APHAS(&Cpu_graph, rho, alpha);

// initialize the ADMM variables (at random between lower and upper bound)
initialize_X_N_Z_M_U_rand(&Cpu_graph, lower_bound, upper_bound, lower_bound,
        upper_bound, lower_bound, upper_bound, lower_bound, upper_bound, lower_bound,
        upper_bound);

// initialize the Cpu_Gpu_graph using the GPU graph
copyGraphFromCPUtoGPU(Cpu_graph, &Cpu_Gpu_graph, Gpu_graph);

// iterate the ADMM
for (int i = 0; i < numiterations; i++)
{
    updateXGPU<<< . . . , . . . >>>(GPU_graph);
    updateMGPU<<< . . . , . . . >>>(GPU_graph);
    updateZGPU<<< . . . , . . . >>>(GPU_graph);
    updateUGPU<<< . . . , . . . >>>(GPU_graph);
    updateNGPU<<< . . . , . . . >>>(GPU_graph);
}

// copy the variables Z from the GPU graph to the CPU graph
cudaMemcpy(Cpu_graph.z , Cpu_Gpu_graph.z , Cpu_graph.num_dims *
        Cpu_graph.num_vars * sizeof(double), cudaMemcpyDeviceToHost);
```

Figure 2. General program structure to solve the problem in Figure 1.

Thus, once ntb is specified, nb is easily fixed. As with most GPU applications, the performance of the tool depends upon the relative values of nb and ntb (c.f. Numerical Results). Although GPU vendors like NVIDIA suggest that we make ntb as large as possible (i.e. $ntb = 1024$), we find that for our scheme using a smaller number of threads-per-block gives better results. Most of the time, we use $ntb = 32$, the smallest possible sensible value. The work of [10] has good examples and justifications of when/why to choose a small ntb .

The five GPU kernels share a similar structure. Each GPU thread updates the variables in the factor-graph associated with just **one** graph element: the x variables of **one** PO, the m variables of **one** edge, etc. Figure 3 shows the structure of the kernel of the `updateXGPU<<< . . . , . . . >>>`.

All ADMM auxiliary variables are stored in 1-D arrays of doubles in GPU global memory (e.g. `Gpu_graph.x` stores all the x variables). Variables x, m, u, n are stored in their respective arrays in the order in which the respective edges where created. For the code in Figure 2, `Gpu_graph.x = [x(1,1), x(1,2), x(1,3), x(2,1), x(2,4), x(2,5), x(3,2), x(3,5), x(4,5)], which has $9 \times \text{number_of_dims_per_edge}$ doubles. However, the z variables are stored in Gpu_graph.z in the order in which the variables were introduced into the problem. For the code in Figure 2, Gpu_graph.z = [z1, z2, z3, z4], which has`

4×number_of_dims_per_edge doubles.

When using GPUs the user can control the order in which the variables are stored in the different arrays to exploit memory coalescence and achieve greater acceleration. In the current version of *parADMM* this order is a function of the sequence of node-additions performed. For example, in an ideal scenario all threads in a thread-block are applying the same PO map to blocks of variables in sequence. In a less ideal scenario, threads apply totally different POs to non-consecutive memory positions.

A. Shared-memory multi-processor machines

[6] reports that in many tasks, acceleration from a GPU is not much better than using modern multi-core CPUs and criticizes papers that advocate for the use of GPUs, but do not compare GPU vs. multiple CPU-cores. In this paper we compare multiple CPU vs. GPU to see the degree to which this claim applies to our work; for this purpose we make it easy to exploit multiple CPUs in a shared-memory system using *parADMM*. To do so we use OpenMP [11] to automatically perform each graph element update completely inside a core of a multi-CPU system: as with GPUs, the user’s program is accelerated without writing any parallel code. The user just removes `copyGraphFromCPUtoGPU()` and changes GPU updates to OpenMP (e.g. `updateXGPU<<<...>>>(...)` to `updateXOpenMP(...)`).

We tested two methods using OpenMP. First, at each iteration we run, in sequence, five parallel for-loops, using `#pragma omp parallel for`. Each parallel for-loop updates all variables of the same kind (e.g. all the x variables). Second, we create a parallel section, using `#pragma omp parallel`, in which each thread processes all updates across multiple iterations (this approach requires `#pragma omp barrier` to synchronize threads between updates types, such as x to m). Figure 4 gives more detail. We found the first approach to be substantially faster and we report its speed-up results in the numerical section.

The user can change `N_threads` to control the number of cores used. To solve a problem using one CPU-core the user can set this value to 1 or replace OpenMP update calls with serial versions (e.g. `updateXOpenMP` to `updateX`).

```

__global__ void updateXGPU(graph *Gpu_graph)
{
    // get thread ID
    int thread_id = blockIdx.y*gridDim.x*blockDim.x*blockDim.y +
    blockIdx.x*blockDim.x*blockDim.y + threadIdx.y*blockDim.x
    + threadIdx.x;

    // make sure it is ok to launch more threads than needed
    if (thread_id < (*G).num_opts){

        //update x variables on Gpu_graph corresponding to
        //the proximal operator with ID = thread_id
        ...
    }
}

```

Figure 3. CUDA kernel to update the x variables.

```

omp_set_num_threads(N_threads);
for(int iter = 0; iter < maxiter; iter++){
    // update the variable X
    #pragma omp parallel for
    for(int i = 0; i < num_X_vars; i++){
        ...
    }
    // update the variable M
    #pragma omp parallel for
    for(int i = 0; i < num_M_vars; i++){
        ...
    }
    // update the variable Z
    #pragma omp parallel for
    for(int i = 0; i < num_Z_vars; i++){
        ...
    }
    // update the variable U
    #pragma omp parallel for
    for(int i = 0; i < num_U_vars; i++){
        ...
    }
    // update the variable N
    #pragma omp parallel for
    for(int i = 0; i < num_N_vars; i++){
        ...
    }
}

AssignThreads(int *s, int *e, int num_vars,
int id, int num_thr){
    *s = id * num_vars / num_thr;
    *e = (id+1) * num_vars / num_thr;
    if (id == num_thr - 1) *e = num_vars;
}

omp_set_num_threads(N_threads);
#pragma omp parallel
{
    int thread_id = omp_get_thread_num();
    for(int iter = 0; iter < max_iter; iter++){
        int start_idx, end_idx;
        // update the variable X
        AssignThreads(&start_idx,&end_idx,
            num_X_vars,thread_id,N_threads);
        for(int i = start_idx; i < end_idx; i++){
            ...
        }
        #pragma omp barrier
        // update the variable M
        AssignThreads(&start_idx,&end_idx,
            num_M_vars,thread_id,N_threads);
        for(int i = start_idx; i < end_idx; i++){
            ...
        }
        #pragma omp barrier
        // update the variable Z
        AssignThreads(&start_idx,&end_idx,
            num_Z_vars,thread_id,N_threads);
        for(int i = start_idx; i < end_idx; i++){
            ...
        }
        #pragma omp barrier
        // update the variable U
        AssignThreads(&start_idx,&end_idx,
            num_U_vars,thread_id,N_threads);
        for(int i = start_idx; i < end_idx; i++){
            ...
        }
        #pragma omp barrier
        // update the variable N
        AssignThreads(&start_idx,&end_idx,
            num_N_vars,thread_id,N_threads);
        for(int i = start_idx; i < end_idx; i++){
            ...
        }
        #pragma omp barrier
    }
}

```

Figure 4. First OpenMP approach (top-left) vs. second (bottom-left & right). The first approach was faster in all the three problems tested.

IV. RELATED WORK

Before we show our numerical results we present a review of related work. The focus of this paper is the ADMM, and schemes for [universal] acceleration using multiple-cores. However, it is useful to begin by showing that there are very few general-purpose optimization engines that can automatically exploit multi-core computing (especially GPUs), which indicates the importance of our line of research. In addition, reporting the range of speedups that other work achieves helps contextualize our results: in particular, even on a GPU with thousands of cores, one should expect much less than 1000× acceleration.

Figure 5 summarizes the picture for solvers that just use CPUs: most open-source solvers cannot exploit parallelism; commercial solvers allow parallelism in shared-memory multi-processor frameworks for special classes of optimization problems, and only a few can directly use multiple independent machines. In the context of using multiple CPU-cores there is also the recent SNAPVX [7], which is also a factor-graph based implementation of the ADMM. It is written in Python and hence much slower than *parADMM*. It forces users to use CVXPY [8], which introduces additional delays and restricts users to convex problems only, while *parADMM* supports non-convex problems. In addition, it can only solve problems that decompose into a very specific factor-graph (function nodes of degree two) and does not support GPUs.

There are a number of GPU-accelerated, population-based, general-purpose optimization heuristics that come with no convergence guarantees. These exploit the GPU by assigning different parts of the exploring population to different GPU-cores. For example, [12] studied particle-

Solver	How general ?	Parallelism ?	Open ?	
Bonmin	LP, MILP, NLP, MINLP	-	Y	LP - linear programming NLP - non-linear programming
Couenne	LP, MILP, NLP, MINLP	-	Y	MILP - mixed integer LP MINLP - mixed integer NLP
ECOS	LP, SOCP	-	Y	SOCP - second-order cone programming
GLPK	LP, MILP	-	Y	MISOCP - mixed-integer SOCP
Ipopt	LP, NLP	-	Y	SDP - semi-definite programming
NLopt	NLP	-	Y	
SCS	LP, SOCP, SDP	-	Y	
CPLEX	LP, MILP, SOCP, MISOCP	S MMP, CC (only for MILP)	-	
Gurobi	LP, MILP, SOCP, MISOCP	S MMP, CC (only for MILP)	-	
KNITRO	LP, MILP, NLP, MNILP	S MMP	-	S MMP - shared-memory multi-processor
Mosek	LP, MILP, SOCP, MISOCP, SDP, NLP	S MMP	-	CC - computer cluster

Figure 5. State-of-the-art optimization solvers.

swarm optimization algorithms and reported speedups of $\sim 30\times$ with a 1.86GHz Core i2 vs. an Asus GeForce EN8800GT. [13] reported on several GPU-accelerated optimization solvers for discrete optimization; these are either general-purpose heuristics or problem-specific (e.g. routing).

There is work on solving linear programs using GPUs to speedup linear-algebra computations, all of which come with guarantees. The work of [14] focuses on speeding up the Revised Simplex method and achieves a speed-up of $18\times$ with a 3.0GHz Core i2 vs. an NVIDIA GeForce 9600GT. Later work [15] reports a speedup of about $24\times$ on accelerating the Simplex method, but uses two NVIDIA Tesla C2050 GPUs against a single core of a 2.66GHz Xeon E5640. [16] accelerates the matrix-free interior point method for linear programs and achieved $4\times$ speed-up for a 2.4GHz AMD Opteron 2378 core vs. an NVIDIA Tesla C2070.

There is also an increasing set of libraries/tools that make the use of multiple CPU cores, GPUs, or multiple computers easy: OpenCL, OpenACC, OpenHMPP, OpenMP, C++ AMP, Open-MPI, Hadoop, Apache Spark, etc. In particular, the first three support GPUs and so, in principle, some of the existing open-source solvers, can be (at least in part) re-written using these tools for GPUs; however, we are not aware of such work. There are numerous examples using such tools to code solvers for specific problems that can exploit distributed computation and speed time-to-solution; however, many of the algorithms used internally for the open-source, general-purpose solvers do not facilitate automatic GPU exploitation, which is likely why they are not re-written.

It is important to make explicit the novelty of our work compared to related ADMM-based projects. There are a few projects that use the ADMM to exploit GPU parallelism; however, these are mostly problem specific. For example, [17] use a consensus formulation of the ADMM to perform image recovery for Positron Emission Tomography and for Computed Tomography. They write a problem-specific GPU-ADMM solver and obtain a $200\times$ speedup on a small cluster of two computers, each with two GPUs, as compared

to their own single-thread implementation. The authors also evaluate the speed of a GPU-distributed-gradient-descent solver and report that this method is slower than using GPU-ADMM. [18] looked at an inverse problem in Magnetic Resonance Imaging and proposed an ADMM-based solution to this specific problem. Using a GPU and the JACKET 2.0 toolbox for MATLAB, they speedup their solver up to $10\times$ in some cases. [5] also use JACKET to accelerate the algebra calculations in an ADMM-based solution to the sparse coding problem and achieve a speedup of $8\times$ over a serial version of their code. [19] implemented the ADMM in a GPU for deblurring images and obtain a speed-up of $25\times$ compared to another commonly used serial algorithm. [20] solved the problem of inference in large-scale random fields using a GPU-accelerated ADMM implementation: for this specific problem they achieve a speedup of $100\times$ over a serial ADMM implementation and a speedup of $5\times$ against using a GPU-accelerated classic dual decomposition method.

We note that there do exist some close-to-general-purpose, open-source, ADMM-based parallel optimization frameworks. [21] proposes a framework that uses Spark and computer clusters to accelerate the ADMM. This framework is restricted to consensus formulations of the ADMM (the factor-graph is star shaped) and does not support the use of GPUs. [22] proposes a framework that can use the CUDA Thrust library to accelerate the computation of the POs and can also use a GPU to accelerate matrix computations; however this framework only supports decomposing the original problem into two sub-problems using functions f and g that are fully separable, restricting the objective function to a compositions of a small number of convex functions from a predefined library, and does not support the same level of automatic parallelism as ours. The author reports a speed-up of $13 - 30\times$ vs. a single CPU core to solve a Lasso problem.

V. NUMERICAL RESULTS

In this section we report the speedup for our automatic-parallelization ADMM scheme. In the context of GPUs, as far as we know, we are the first to systematically evaluate this scheme on very different problems using the same tool.

The GPU speedups compare the runtime of the ADMM on a single core of an AMD Opteron Abu Dhabi 6300 at 2.8GHz with the runtime of the ADMM on a NVIDIA Tesla K40 GPU for the same number of iterations. The multi CPU-core speedups compare the runtime on a different number of cores (up to 32) of an AMD Opteron Abu Dhabi 6300 at 2.8GHz. The machine that hosts the GPU and the 32 AMD cores has 128GB of memory and runs Ubuntu Linux. All the code is in C, CUDA, and OpenMP and is compiled using `gcc` and `nvcc` on Ubuntu using the choice of optimization flags that gives the best performance. When using OpenMP we use the linux command `nice -n -15`




Figure 6. Optimization problem: cover a triangle with disks.

to give the processes high priority. Our code is open source (<https://github.com/parADMM/engine>).

We now study three problems from three different and important fields: combinatorial optimization, optimal control, and machine learning.

A. Combinatorial optimization

Packing problems are essential to fields like condensed matter physics and coding theory. The classical packing problem inquires as to the maximum number of 2D disks of radius R that can be positioned entirely within a 2D unit square, but there are many variants of this problem and packing is very much an active area of research. For example, a complete formal proof of Kepler’s conjecture, that heavily relies on computers, was only published recently [23]. Many conjectures remain open and several problems can benefit if we can use a computer to produce or validate different large packing configurations fast.

Here we show how to formulate an NP-hard packing problem as an optimization problem – we then heuristically solve it using the ADMM and show how much our tool accelerates the ADMM. This is a good idea since the authors in [9], [24] show that using the ADMM to solve packing problems produces record-breaking packing densities. Our specific packing problem is the following: given N non-overlapping disks with center c_i and radius r_i inside a triangle \mathcal{T} , what is the largest area they can cover? This problem is related to the open problem of extending Malfati’s circle conjecture to an arbitrary number of disks [25].

Figure 6 shows the formulation we use and the factor-graph decomposition used for the ADMM exemplified for $N = 3$. To impose that each disk must lie within the triangle \mathcal{T} we impose that each disk is inside three half-planes, $s = 1, 2, 3$, specified by their normal direction, Q_s , and a point in the plane, V_s .

According to this formulation, the ADMM factor-graph for N circles and a box formed by the intersection of S half-planes has $2N^2 - N + 2NS$ edges, $2N$ variable nodes and $0.5N(N - 1) + N + NS$ function nodes. The number of elements in the factor-graph grows quadratically with N and all proximal operators have closed-form solutions, a setting in which *parADMM* is well suited to accelerate the ADMM.

Figure 7 shows that we can get more than $16\times$ speedup using a GPU vs. single CPU-core for large N . It also

shows that the time per iteration grows linearly with the number of elements in the factor-graph, which we know grows quadratically in N . The slowest updates are the x and z updates that (for $N = 5000$) take $31\% + 40\% = 71\%$ of the time respectively. These are also the hardest steps to speedup as Figure 7-right shows. For most of the points in the plots above we find that using 32 threads per block gives the best performance. For example, the speedup in the x -update for $N = 5000$ circles takes the values 5.6, 5.6, 5.8, 5.8, 5.8, 7.4, 5.5, 3.5, 2.0, 2.0, 3.6 for $ntb = 1, 2, 4, 8, 16, \dots, 512$ respectively.

We note that the time to copy the result from the GPU back to the CPU, for example for the purpose of checking stopping criteria, is negligible. For $N = 5000$ it takes only $0.3ms$ to copy z from the GPU to the CPU. The time it takes to create the factor graph and copy it to the GPU can take some time, up to $450sec$ for $N = 5000$. However, this time is still negligible compared to the time to run enough iterations for convergence ($>$ hundreds of thousands for 5000 circles). Also, once formed and copied to the GPU the graph can be reused for different instances of similar problems.

Figure 8-left shows that we can get up to $9\times$ speedup using 32 CPU-cores, substantially less than the $16\times$ with a GPU. In addition, the $9\times$ speedup holds only for special values of N (around 2500) and drops to $6\times$ for larger problems. In our experiments, the combined x and z updates now only take $18\% + 11\% = 29\%$ of the time per iteration respectively (for $N = 5000$) and the CPU-cores, unlike the GPU-cores, produce similar speedups regardless of them updating x, m, z, u or n . Figure 8-right shows that for large problems, the speedup starts saturating with more cores.

As a reference we note that, for example, on a single core and for 500 circles, the time per iteration of our tool is more than $4\times$ faster than the tool used by [9], [24].

B. Optimal control

In Model Predictive Control (MPC) we predict how the trajectory of a system evolves under different inputs and with this knowledge we optimally lead the system to a desired state. MPC was first used to control chemical processes but since then it has been used in many other applications (c.f.




Figure 7. GPU vs. CPU in packing. (Left) Combined updates; (Right) Individual updates.




Figure 8. Multiple CPU vs. single CPU in circle packing. (Left) Combined speedup. (Right) Speedup vs. number of cores for $N = 5000$.

$$\begin{aligned} & \text{minimize } \sum_{t=0}^K q^\dagger(t) Q_t q(t) \\ & \quad + u^\dagger(t) R_t u(t) \\ & \text{subject to} \\ & q(t+1) - q(t) = Aq(t) + Bu(t) \quad \forall t \\ & q(0) = q_0 \end{aligned}$$

$q(0) = q_0$

$\bullet \bullet \bullet \bullet$

$\bullet \bullet \bullet \bullet$

$\bullet \bullet \bullet \bullet$

$q(t+1) - q(t) =$

$\cdot Aq(t) + Bu(t) \quad \forall t$

state-input:

$\cdot (q(t), u(t))$

$\cdot q(t)^\dagger Q_t q(t) +$

$\cdot u(t)^\dagger R_t u(t) \quad \forall t$

Figure 9. MPC formulation and factor-graph for $K = 4$.

[26] for a good survey). MPC can be useful both offline (real-time performance does not matter) and online (real-time performance matters).

Here we test our ADMM scheme for both GPU and multiple CPU-cores when solving an MPC problem for a discrete-time linear system $q(t+1) - q(t) = Aq(t) + Bu(t)$, where $q(t)$ is the state of the system at time t and $u(t)$ is the input to the system at time t . Note that we are not the first to use a GPU to solve MPC problems, see for example [27]. However, the latter work used a linear-programming interior point method that required writing problem specific CUDA code while we only wrote serial code for each PO.

There are many different MPC formulations including, but not limited to, robust MPC, non-linear MPC and closed-loop MPC. In Figure 9 we show the specific formulation we use and its corresponding factor-graph. In the factor-graph, each variable node is associated to one $q(t)$ and one $u(t)$. The variable K is the prediction horizon and we vary it between 200 and 10^5 to test how the speedup depends on the size of the problem. Note that the number of elements in the factor-graph grows linearly with K . In our tests we have $A \in \mathbb{R}^{4 \times 4}$ and $B \in \mathbb{R}^{4 \times 1}$ and both are obtained from linearizing (around equilibrium) and sampling (every 40 ms) a continuous time inverted-pendulum system. The matrices Q and R are a design choice and, for simplicity sake, we make all $\{Q_t\}$ equal and all $\{R_t\}$ equal and we make each

of them diagonal. Finally, q_0 is the known state of the system at the instant from which we predict its future behavior.

Figure 10-left shows that we can get up to $10\times$ speedup for large problems. As expected, the time per iteration grows linearly with the number of elements in the factor-graph, which we know grows linearly with K . Like in circle packing the x and z updates are the slowest updates and take $59\% + 21\% = 80\%$ of the time per iteration respectively ($K = 10^5$) and also the hardest to speedup as Figure 10-right shows. For MPC we again find that using $ntb = 32$ threads per block gives the best performance. The exception is the z -update for which we find that using a smaller ntb gives better performance. More specifically, for $K = 200, 10^3, 10^4, 5 \times 10^4, 10^5$ we find that the optimal ntb in the z -update are 2, 8, 16, 16, 16 respectively.

The time to copy the final result from the GPU to the CPU is negligible, about $3ms$ for $K = 10^5$. The time to copy the factor-graph from the CPU to the GPU can take up to 13 seconds for $K = 10^5$, which is negligible also compared to the number of iterations until convergence (more that several thousands for $K = 10^5$) and a random initialization of the ADMM. In addition, in the context of solving a problem in real-time, we only need to create and move the graph to the GPU once. In each cycle of our feedback controller we only need to update the value in the GPU of the current state of the system, which can be done almost instantaneously and then run a few more ADMM iterations on the factor-graph already on the GPU starting from the ADMM solution of the previous cycle.

In Figure 11-left we report the test of our fine-grained parallelism using 25 CPU cores. We use 25 cores since this seems to produce the highest speedup. In fact, Figure 11-right shows that for large problems, as we add more cores, the performance actually gets hurt. The best speedup is about $5\times$ and, just like for circle packing using multiple CPU-cores, varies a bit irregularly with the problem size. When using multiple cores, the slowest updates are the m , u and n updates which take $25\% + 19\% + 16\% = 60\%$ of the time per iteration respectively (for $K = 10^5$).




Figure 10. GPU speedup for MPC. (Left) Combined updates; (Right) Individual updates.




Figure 11. Multi CPU-cores speedup for MPC. (Left) Combined updates (Right) Speedup vs # of threads for K (prediction horizon) = 10×10^4 .

$$\begin{aligned}
 & \text{minimize} \sum_{i=1}^N \frac{1}{2N} \|w_i\|^2 + \lambda \xi_i && \bullet \bullet \bullet \bullet \bullet \lambda \xi_i, \forall i \\
 & \text{subject to} && \bullet \bullet \bullet \bullet \bullet \text{slacks: } \xi_i \\
 & && y_i(w_i^\dagger x_i + b_i) \geq 1 - \xi_i \\
 & && \text{and } \xi_i \geq 0, \forall i \\
 & w_i = w_{i+1}, b_i = b_{i+1} \quad \forall i && \bullet \bullet \bullet \bullet \bullet \text{planes: } (w_i, b_i) \\
 & y_i(w_i^\dagger x_i + b_i) \geq 1 - \xi_i \quad \forall i && \bullet \bullet \bullet \bullet \bullet (w_{i+1}, b_{i+1}), \forall i \\
 & \xi_i \geq 0 \quad \forall i && \bullet \bullet \bullet \bullet \bullet \frac{1}{2N} \|w_i\|^2, \forall i
 \end{aligned}$$

Figure 12. Optimization problem for soft-margin SVM.

C. Machine learning

Support Vector Machines (SVM) are used successfully in many real world problems, e.g. cancer diagnosis [28]. In this section we work with the soft margin SVM but there are many other different variants of SVM. In this formulation, given a data set of N vectors $\{x_i\}_{i=1}^N$ with labels $\{y_i\}_{i=1}^N$ taking values in $\{-1, +1\}$ the objective is to find the slab (w, b) that separates the $+1$ vectors from the -1 vectors as well as possible. The quality of the separation is measured by the norm of w and by N non-negative slack variables $\{\xi_i\}_{i=1}^N$.

Figure 12 gives the details of our formulation and factor-graph decomposition. Notice that we create multiple copies of the w variable and break the term in the objective function associated with w into N equal parts. This makes the distribution of the number of edges-per-node in the factor-graph more equilibrated, which in the current version of *parADMM* is important to distribute the computations as equally as possible among the different GPU-cores and improve GPU performance (c.f. Conclusion). The number of elements in the factor-graph grows linearly with N .

To test the automatic speedup we can achieve we draw N random data points from two Gaussian distributions with mean a certain distance apart. We do this several times such that our results are averages over multiple random datasets. Figure 13 summarizes our results for $x_i \in \mathbb{R}^2$. Figure 13-left shows that we can achieve more than 18 \times speedup for large problems using a GPU vs. a single CPU-core. We also see that the time per iteration grows linearly with N and hence linearly with the number of elements in the factor-graph as expected. Figure 13-right shows that the individual speedups of the different kinds of updates rank

in very similar order to those in circle packing and MPC, the x and z updates being the hardest to speedup. In our GPU experiments, the x and z updates again take a large fraction of the time per iteration, namely $28\% + 23\% = 51\%$. For data $\{x_i\}$ in higher dimensions we get a lower but still substantial speedup. For example, for $N = 10^4$ and $\text{dimension} = 5, 10, 20, 50, 75, 100, 150, 200$ the speedups are all between $7\times$ and $14\times$, the largest the speedup being for $\text{dimension} = 200$.

Like in packing and MPC, the time to copy the final result z from the GPU to the CPU is negligible, $60ms$ for $z \in \mathbb{R}^{2 \times 10^5}$. The time to copy the factor-graph from the CPU to the GPU is again the slowest time, taking up to $358s$ for $N = 7.5 \times 10^4$ data points. However, just like for packing and MPC, in SVM the factor-graph is always the same for problem instances with the same number of data points. Therefore, in many practical applications, the factor-graph only needs to be copied to the GPU once and if the user wants to solve a new problem he needs only load new data onto the GPU, which must be done regardless of which method/software used. In addition, the total time for convergence usually dominates and makes the copy time negligible.

Figure 14 reports speedups using multiple CPU-cores for $x_i \in \mathbb{R}^2$. The right plot shows that 32 CPU-cores provides the maximum speedup, up to $5.8\times$. In line with previous experiments, speedups using multiple CPU-cores are not as large and do not behave as well with N as the GPU speedups. The individual updates are also mostly equally heavy, taking each between 19% and 25% of the time per iteration. Interestingly, for this problem, the m -update seems to be particularly hard to speedup ($2.6\times$ for $N = 7.5 \times 10^4$) and the z -update relatively easy to speedup ($6.2\times$ for $N = 7.5 \times 10^4$). We note that for higher-dimensional data we get better speedup with multiple CPU-cores (e.g. we get $9.6\times$ for $N = 10^4$, 32 cores, 200 dimensions).

VI. CONCLUSION AND FUTURE WORK

We have shown that a fine-grained parallelization of the ADMM allows automatic and efficient parallelism, freeing




Figure 13. GPU speedup for binary classification. (Left) Combined updates; (Right) Individual updates.




Figure 14. Multi CPU-cores speedup for binary classification. (Left) Combined updates for 32 cores; (Right) Speedup vs # threads, $N = 7.5 \times 10^4$.

the user from writing any serial code while still achieving good speedups. In the context of GPUs, our ADMM scheme is atypical in three ways

- 1) we decompose large problems (e.g. packing) into millions of sub-problems, each assigned to a different GPU-core, instead of using the whole GPU to speedup, one-at-a-time, a few POs;
- 2) the GPU-cores perform tasks that are more complex and less uniform across cores than usual, each solving an optimization problem like (3);
- 3) our implementation only uses GPU global memory, we avoid inner-thread synchronization mechanisms by making different kernel calls for each of the different kinds of updates, and we use a very small number of threads per thread-block, making it easy to port our code to other massively parallel devices.

We achieve speedups of up to $18\times$ using a GPU vs single CPU-core – comparable to other GPU-accelerated libraries.

One limitation we have observed in our current implementation of this scheme is that when one GPU-core needs to perform much more work than most of the other GPU-cores, the speedup can get substantially reduced. This is in part a consequence of the fact that the z -update kernel only finishes once the highest-degree variable node in the factor-graph, say b , is updated. Hence, since updating z_b involves averaging all the $m_{(a,\partial b)}$, which is done by a single GPU-core, if the node b has far more edges than most of the other variables nodes, performance can decrease. To improve this we will try a scheduling scheme where each CUDA thread is responsible for updating not just one but several variable nodes in groups such that the total number of edges per group is as uniform as possible. Highly unbalanced degrees on the function nodes can also cause slowdowns for a similar reason.

Since the *parADMM* is only in its first version and is open-source, we are also counting on a collaborative effort from the broader community to test it, improve it, and extend it. We now list a few promising ideas to explore in the future.

- 1) Use asynchronous implementations of the ADMM so

that not all cores need to wait for the busiest core. This is no easy task because although there are some results on asynchronous ADMM [29]–[31] they have limitations in the topology of the graphs under which there are convergence guarantees.

- 2) Find algorithms that automatically adjust the factor-graph to the topology that brings greater speedups. In particular, does it always compensate to break a problem down to as many small parts as possible? Or is there a trade-off between ending with many computationally-fast iterations and ending with a few computationally-slow iterations.
- 3) Extend the code to allow the use of multiple GPUs and multiple computers – this is an easy extension but requires new code to be written.
- 4) In addition to improving the z -update step to be more robust to degree imbalance, optimize the speed of the z -update step in general, which on a GPU is in general the slowest one among all the updates that are not problem dependent (like the x -update step).
- 5) Test the tool on different GPUs and more CPU-cores. Some GPUs have faster clocks and more cores than the Tesla K40 we used, for example, NVIDIA’s GeForce GTX TITAN X, Quadro M6000 and Tesla M40/M60. It would be interesting to understand how much hardware dependent are the speedups for different problems. In addition, in many applications floating-point precision might be enough and using cards like TITAN X might bring additional GPU speedups.

Finally note that, although CPU clock frequencies are not expected to grow much in the future, the clock frequency of GPUs will probably still increase a bit and with certainty the number of cores per GPU will keep growing steadily. Because of this we think that our idea to automatically exploit GPU resources in optimization using fine-grained scheduling and the ADMM will gain importance with time.

REFERENCES

- [1] S. Boyd, N. Parikh, E. Chu, B. Peleato, and J. Eckstein, “Distributed optimization and statistical learning via the alternating direction method of multipliers,” *Foundations and Trends in Machine Learning*, vol. 3, no. 1, pp. 1–122, 2011.
- [2] T. Erseghe, “Distributed optimal power flow using admm,” *Power Systems, IEEE Transactions on*, vol. 29, no. 5, pp. 2370–2380, 2014.
- [3] J. F. Mota, J. M. Xavier, P. M. Aguiar, and M. Puschel, “Distributed admm for model predictive control and congestion control,” in *Decision and Control (CDC), 2012 IEEE 51st Annual Conference on*. IEEE, 2012, pp. 5110–5115.
- [4] D. Zoran, D. Krishnan, J. Bento, and B. Freeman, “Shape and illumination from shading using the generic viewpoint assumption,” in *Advances in Neural Information Processing Systems*, 2014, pp. 226–234.

- [5] S. Bhaskar and W. Zou, “An ADMM solution to the sparse coding problem,” 2011.
- [6] V. W. Lee, C. Kim, J. Chhugani, M. Deisher, D. Kim, A. D. Nguyen, N. Satish, M. Smelyanskiy, S. Chennupati, P. Hammarlund *et al.*, “Debunking the 100x GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU,” in *ACM SIGARCH Computer Architecture News*, vol. 38, no. 3. ACM, 2010, pp. 451–460.
- [7] D. Hallac, C. Wong, S. Diamond, R. Susic, S. Boyd, and J. Leskovec, “SnapVX: A network-based convex optimization solver,” *arXiv preprint arXiv:1509.06397*, 2015.
- [8] S. Diamond and S. Boyd, “CVXPY: a python-embedded modeling language for convex optimization,” *J Mach Learn Res Mach Learn Open Sour Softw To appear*, 2015.
- [9] N. Derbinsky, J. Bento, V. Elser, and J. S. Yedidia, “An improved three-weight message-passing algorithm,” *arXiv:1305.1961 [cs.AI]*, 2013.
- [10] V. Volkov, “Better performance at lower occupancy,” 2010.
- [11] L. Dagum and R. Enon, “Openmp: an industry standard api for shared-memory programming,” *Computational Science & Engineering, IEEE*, vol. 5, no. 1, pp. 46–55, 1998.
- [12] L. Mussi, F. Daolio, and S. Cagnoni, “Evaluation of parallel particle swarm optimization algorithms within the CUDA architecture,” *Information Sciences*, vol. 181, no. 20, pp. 4642–4657, 2011.
- [13] C. Schulz, G. Hasle, A. R. Brodtkorb, and T. R. Hagen, “GPU computing in discrete optimization. part ii: Survey focused on routing problems,” *EURO Journal on Transportation and Logistics*, vol. 2, no. 1-2, pp. 159–186, 2013.
- [14] J. Bieling, P. Peschlow, and P. Martini, “An efficient GPU implementation of the revised simplex method,” in *Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on*. IEEE, 2010, pp. 1–8.
- [15] M. E. Lalami, D. El-Baz, and V. Boyer, “Multi GPU implementation of the Simplex algorithm,” in *2011 IEEE International Conference on High Performance Computing and Communications*, 2011.
- [16] E. Smith, J. Gondzio, and J. Hall, “Gpu acceleration of the matrix-free interior point method,” in *Parallel Processing and Applied Mathematics*. Springer, 2012, pp. 681–689.
- [17] J. Cui and B. Meng, “Distributed large scale inverse problems in medical imaging,” 2011.
- [18] C. Bilen, Y. Wang, and I. W. Selesnick, “High-speed compressed sensing reconstruction in dynamic parallel mri using augmented lagrangian and parallel processing,” *Emerging and Selected Topics in Circuits and Systems, IEEE Journal on*, vol. 2, no. 3, pp. 370–379, 2012.
- [19] F. de Vieilleville, P. Weiss, V. Lobjois, and D. Kouamé, “Alternating direction method of multipliers applied to 3d light sheet fluorescence microscopy image deblurring using gpu hardware,” in *Engineering in Medicine and Biology Society, EMBC, 2011 Annual International Conference of the IEEE*. IEEE, 2011, pp. 4872–4875.
- [20] O. Miksik, V. Vineet, P. Pérez, P. H. Torr, and F. Ces-son Sévigné, “Distributed non-convex admm-inference in large-scale random fields,” in *British Machine Vision Conference, BMVC*, 2014.
- [21] D. Lawson, “Alternating direction method of multipliers implementation using Apache Spark,” 2014.
- [22] C. Fougner, “Pogs–proximal operator graph solver,” 2014.
- [23] T. Hales, M. Adams, G. Bauer, D. T. Dang, J. Harrison, T. L. Hoang, C. Kaliszyk, V. Magron, S. McLaughlin, T. T. Nguyen *et al.*, “A formal proof of the kepler conjecture,” *arXiv preprint arXiv:1501.02155*, 2015.
- [24] N. Derbinsky, J. Bento, and J. S. Yedidia, “Scalable methods to integrate task knowledge with the three-weight algorithm for hybrid cognitive processing via optimization,” *Biologically Inspired Cognitive Architectures*, vol. 8, pp. 109–119, 2014.
- [25] M. Andreatta, A. Bezdek, and J. P. Boroński, “The problem of malfatti: two centuries of debate,” *The Mathematical Intelligencer*, vol. 33, no. 1, pp. 72–76, 2011.
- [26] C. E. Garcia, D. M. Prett, and M. Morari, “Model predictive control: theory and practice – a survey,” *Automatica*, vol. 25, no. 3, pp. 335–348, 1989.
- [27] N. F. Gade-Nielsen, J. B. Jørgensen, and B. Dammann, “MPC toolbox with GPU accelerated optimization algorithms,” in *10th European Workshop on Advanced Control and Diagnosis*, 2012.
- [28] T. S. Furey, N. Cristianini, N. Duffy, D. W. Bednarski, M. Schummer, and D. Haussler, “Support vector machine classification and validation of cancer tissue samples using microarray expression data,” *Bioinformatics*, vol. 16, no. 10, pp. 906–914, 2000.
- [29] F. Iutzeler, P. Bianchi, P. Ciblat, and W. Hachem, “Asynchronous distributed optimization using a randomized alternating direction method of multipliers,” in *Decision and Control (CDC), 2013 IEEE 52nd Annual Conference on*. IEEE, 2013, pp. 3671–3676.
- [30] E. Wei and A. Ozdaglar, “On the $\mathcal{O}(1/k)$ convergence of asynchronous distributed alternating direction method of multipliers,” *arXiv preprint arXiv:1307.8254*, 2013.
- [31] J. F. Mota, J. M. Xavier, P. M. Aguiar, and M. Puschel, “D-admm: A communication-efficient distributed algorithm for separable optimization,” *Signal Processing, IEEE Transactions on*, vol. 61, no. 10, pp. 2718–2723, 2013.